High speed, low power, multi-bit, single edge-triggered, wraparound, binary counter

摘要

A high speed, low power, multi-bit, single edge triggered, wraparound binary counter is provided which is resettable and loadable from a user- supplied address. The binary counter requires a relatively small amount of power due to the use of CMOS technology for construction of its circuitry, may be initiated at any of 2.sup.N (where N=bit count) start locations, and can be easily adapted to accommodate any desired number of counter cells. Further, it is capable of operating over wide ranges of temperatures and power supply conditions. The high speed binary counter is formed of a plurality of counter cells in which each counter cell includes a pass gate device responsive to a counter-update signal for allowing true and complement addresses to control a switching device when the counter-update signal is in the low state and for isolating the true and complement addresses from the switching device when the counter- update signal is in the high state. Counter-update gating devices are interconnected between a counter pulse signal and each of the counter cells so as to determine which of the counter cells are to receive the counter-update signal so as to change the state of the true and complement addresses.