首页>
外国专利>
Interrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell buses
Interrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell buses
展开▼
机译:用于多处理系统的中断机制在全局总线和单元总线中均具有多个中断线
展开▼
页面导航
摘要
著录项
相似文献
摘要
A multiprocessing system has a plurality of processors each having a unique interrupt. An executive processor issues interrupt requests over a global bus having a plurality of interrupt lines. A plurality of bus interface systems are each connected to a different interrupt line in the global bus and to a cell bus. A master cell processor and a plurality of slave cell processors are connected to different interrupt lines in the cell bus. All interrupt requests to a cell go first to the master cell processor and then to a slave processor as appropriate.
展开▼