首页> 外国专利> Serial addition-subtraction circuit in decimal 1-out-of-10 code

Serial addition-subtraction circuit in decimal 1-out-of-10 code

机译:十进制1-十分之一代码的串行加减法电路

摘要

In the serial addition-subtraction circuit according to the subject of the invention, the final circuit consists of a blocking circuit (5), which passes on only the high potential with the highest value, and a circuit (6), which reduces the digits of the upper range (5 to 9) by the number 5, and a circuit (7), which raises the output number of circuit (6) by the number 5 when its control input is triggered with high potential. IMAGE
机译:在根据本发明主题的串行加减法电路中,最终电路由仅使具有最高值的高电位通过的阻塞电路(5)和使数字降低的电路(6)组成。范围(5至9)的数字为5,电路(7),当其控制输入被高电位触发时,将电路(6)的输出数量增加为数字5。 <图像>

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号