首页> 外国专利> Fudoshosuten2shinsunohosuhatsuseisochiojusurudenshigatsukinogakuonhakeishinpukuseigyosochi

Fudoshosuten2shinsunohosuhatsuseisochiojusurudenshigatsukinogakuonhakeishinpukuseigyosochi

机译:Fudosho Sten 2 Synth的Hoss声音量度带有酒精电子的音乐的光振幅控制量度

摘要

PURPOSE:To obtain an envelope control circuit employing a binary digital logic circuit with the use of the complement of a binary floating point, by obtaining directly said complement with no intervention of an intermediate stage where the conversion is performed into a fixed point binary digit. CONSTITUTION:A mantissa counter 112 is provided with a mantissa counter of a modulo 8. An exponent counter 113 performs an adverse counting action with an underflow pulse received from the counter 112 and stores the component of a floating point number. Then the counter 112 starts an adverse counting action in response to a clock pulse received from a timing clock 114. When the music is produced, an ADSR control circuit 118 opens a gate 116 and the decimal point data received from a floating point complement circuit 50 is transferred to a high-speed multiplier 200. Thus the counter 113 performs an adverse counting action. When the counter 113 is set at 0, the circuit 118 starts a decay part of the ADSR curve calculation.
机译:目的:通过在不进行转换成定点二进制数的中间级的干预下直接获得所述补数,从而获得利用二进制数字逻辑电路并利用二进制浮点数补数的包络控制电路。组成:尾数计数器112带有模数8的尾数计数器。指数计数器113利用从计数器112接收到的下溢脉冲执行逆计数动作,并存储浮点数的分量。然后,计数器112响应于从定时时钟114接收的时钟脉冲开始不利的计数动作。当产生音乐时,ADSR控制电路118打开门116,并且从浮点补数电路50接收小数点数据。计数器113被传送到高速乘法器200。因此,计数器113执行不利的计数动作。当计数器113设置为0时,电路118开始ADSR曲线计算的衰减部分。

著录项

  • 公开/公告号JPH0232640B2

    专利类型

  • 公开/公告日1990-07-23

    原文格式PDF

  • 申请/专利权人 KAWAI MUSICAL INSTR MFG CO;

    申请/专利号JP19880149816

  • 发明设计人 RARUFU DOITSUCHE;RESURII JEI DOITSUCHE;

    申请日1988-06-17

  • 分类号G06F7/00;G06F7/38;G06F7/483;G06F7/57;G10H1/057;G10H7/00;G10H7/02;

  • 国家 JP

  • 入库时间 2022-08-22 06:22:38

获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号