首页>
外国专利>
HARDWARE IMPLEMENTED CACHE COHERENCY PROTOCOLE WITH DUPLICATED DISTRIBUTED DIRECTORIES FOR HIGH-PERFORMANCE MULTIPROCESSORS
HARDWARE IMPLEMENTED CACHE COHERENCY PROTOCOLE WITH DUPLICATED DISTRIBUTED DIRECTORIES FOR HIGH-PERFORMANCE MULTIPROCESSORS
展开▼
机译:用于高性能多处理器的具有双重分布式目录的硬件实现的cache相干性协议
展开▼
页面导航
摘要
著录项
相似文献
摘要
This disclosure describes a snooping coherency protocol for a multiprocessor network wherein every processor has its own private cache and bus interface means and the network is connected via a common system bus. Each processor has its own cache directory and image directory that duplicate each other non-atomically. The snooping protocol utilizes the duality of directories coupled with the non-atomicity of directory updates to maximize processor-cache availability and minimize processor-cache access times thus supporting high performance architectures.
展开▼