首页> 外国专利> Fairness algorithm for full-duplex buffer insertion ring

Fairness algorithm for full-duplex buffer insertion ring

机译:全双工缓冲区插入环的公平性算法

摘要

The invention describes a method for transmitting data on a full- duplex buffer insertion ring. Access to the ring by each node is regulated by circulating control message around the ring. The message indicated to each node the maximum number of packets that it may transmit during the interval from the reception of one control message to the forwarding of a subsequent control message. With this invention a station need not be in possession of the control message in order to transmit a packet. A node will also hold a control message if it has not transmitted a predetermined minimum number of packets in its output buffer in a given time interval.
机译:本发明描述了一种用于在全双工缓冲器插入环上传输数据的方法。每个节点对环的访问都由环周围的控制消息循环控制。该消息向每个节点指示从接收一个控制消息到转发下一个控制消息的时间间隔内它可以传输的最大分组数。利用本发明,站不必拥有控制消息以便发送分组。如果节点在给定的时间间隔内未在其输出缓冲区中发送预定的最小数量的数据包,则该节点还将保留控制消息。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号