首页> 外国专利> phasenregelschleife for filter array with non rationellem relationship between the a - and ausgangsabtastfrequenz.

phasenregelschleife for filter array with non rationellem relationship between the a - and ausgangsabtastfrequenz.

机译:滤波器阵列的相位控制环路在a和输出采样频率之间具有非理性关系。

摘要

In a sample rate converter having a non-rational conversion factor the input samples coincide with low-rate clock pulses and the output samples coincide with high-rate clock pulses, or inversely. It comprises a filter coefficient generator which, based on the distance (deviation) between a low-rate clock pulse and the immediately preceding or immediately subsequent high-rate clock pulse, continuously supplies a series of filter coefficients. To determine the deviation a phase-locked loop is provided, with a phase detector receiving the low-rate clock pulses as well as synthetic low-rate clock pulses and supplying a discrete-time phase difference signal which is applied to a processor circuit. This circuit supplies the desired deviation and a reference number which is applied to a counter circuit. This circuit also receives the high-rate clock pulses and each time after receiving the number of clock pulses corresponding to the reference number it supplies a synthetic low-rate clock pulse. In the processor circuit a filtering operation is first performed on the discrete-time phase difference signal so that control signal samples are obtained. An auxiliary sample is subtracted from such a control signal sample and the difference is divided by a weighting factor of the number P thus obtained those bits whose significance is less than 2 DEG represent the deviation, while the other bits represent the reference number. By subsequently multiplying the deviation by the weighting factor, a new auxiliary sample is obtained.
机译:在具有非理性转换因子的采样率转换器中,输入采样与低速率时钟脉冲一致,而输出采样与高速率时钟脉冲一致,或者反之。它包括滤波器系数发生器,该滤波器系数发生器基于低速率时钟脉冲与紧接在前或紧随其后的高速率时钟脉冲之间的距离(偏差),连续提供一系列滤波器系数。为了确定偏差,提供了一个锁相环,该锁相环具有一个接收低速率时钟脉冲以及合成低速率时钟脉冲并提供离散时间相位差信号的相位检测器,该信号被施加到处理器电路上。该电路提供期望的偏差和参考数字,该参考数字将应用于计数器电路。该电路还接收高速率时钟脉冲,并且每次接收到与参考编号相对应的时钟脉冲数量后,都会提供一个合成的低速率时钟脉冲。在处理器电路中,首先对离散时间相位差信号执行滤波操作,以便获得控制信号样本。从这样的控制信号样本中减去一个辅助样本,并且将差值除以数量P的加权因子,从而获得其有效性小于2°的那些比特表示偏差,而其他比特表示参考数字。通过随后将偏差乘以加权因子,可以获得新的辅助样本。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号