首页>
外国专利>
Method of producing integrated semiconductor structures comprising field- effect transistors with channel lengths in the submicron range using a three-layer resist system
Method of producing integrated semiconductor structures comprising field- effect transistors with channel lengths in the submicron range using a three-layer resist system
展开▼
机译:使用三层抗蚀剂系统生产包括沟道长度在亚微米范围内的场效应晶体管的集成半导体结构的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed is a method of producing an integrated semiconductor structure, comprising components with dimensions in the submicron range, wherein a three-layer resist system is used to produce a polymer or resist mask. The polymer or resist mask thus produced is used to etch a layer of polysilicon on the semiconductor substrate. The method is characterized in that the pattern, produced conventionally in the top layer of the three-layer resist and including an angle about 90. degree., is transferred by RIE, using CF.sub.4, to the center layer of plasma nitride and by RIE, using oxygen, to the bottom resist or polymer layer. In a prior art method, this was followed by lateral etching in oxygen to reduce the dimensions of the mask by a desired amount. The improved method of the invention provides for the plasma nitride mask to be removed first, using, if necessary a facetting step in oxygen to increase the positive angle in the mask structure, and then for the latter structure to be laterally etched in oxygen to reduce its dimensions by the desired amount. As the angle in the mask is about 90°, the parameters for lateral etching may be chosen such that the etch process is largely anisotropic and, thus, accurately and readily determinable. As a result, the absolute amount of lateral etching may be accurately adjusted during the etch period. As shading plasma nitride is removed before lateral etching, the influence of neighboring structures on lateral etching is largely reduced. The mask thus produced is used to etch in the polysilicon layer structures whose angles ensure a good definition of the spacers to be produced in the subsequent process steps and of ion implantation, which both determine the effective channel length of field-effect transistors.
展开▼