首页>
外国专利>
Single chip pipeline data processor using instruction and operand cache memories for parallel operation of instruction control and executions unit
Single chip pipeline data processor using instruction and operand cache memories for parallel operation of instruction control and executions unit
展开▼
机译:使用指令和操作数高速缓冲存储器进行指令控制和执行单元并行操作的单片机流水线数据处理器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A data processor for executing instructions using operand data stored in a main memory includes an instruction control unit having a first associative memory storing instruction read out from the main memory, and an instruction controller reading out an instruction from the first associative memory when the instruction is present in the first associative memory and from the main memory when the instruction is not present in the first associative memory the instruction control unit produces an output the instruction to be executed. An instruction execution unit has a second associative memory that stores operand data read out from the main memory, and an instruction executioner executing the instruction by using operand data read out from the second associative memory when the operand data is present in the second associative memory and from the main memory when the operand data is not present in the second associative memory.
展开▼