Self-aligning sampling system and logic analyser comprising a number of such sampling systems

摘要

A self-aligning sampling system is proposed for sampling digital signals, for example in a logic analyser. The sampling system comprises an adjustable delay line with tapping points for clock signals. In conjunction with the system clock, the further clock signals are used to take several samples of the digital signal in a time slot of the system clock. In order to achieve equidistant sampling even in the case of a large process spread in elementary delay units of the delay line, the delay line is calibrated. The system clock is then connected to the data input and expressed in elementary delay units on the basis of measurement. Subsequently, the delay line between clock signal tapping points is adjusted on the basis thereof.