首页> 外国专利> Silicon chip with low-carrier-density oxide passivation - prevents significant narrowing of space-charge region on both sides of PN junctions adjoining diffusion regions

Silicon chip with low-carrier-density oxide passivation - prevents significant narrowing of space-charge region on both sides of PN junctions adjoining diffusion regions

机译:具有低载流子密度氧化物钝化的硅芯片-防止与扩散区相邻的PN结两侧的空间电荷区明显变窄

摘要

Within the Si body (1) a heavily p-doped region (22) borders on a lightly n-doped region (2) in which a more heavily doped planar region (4) is contacted by an anode (11). Sepg. diffusion regions (7) of p-type material extend right through the body (1) to a cathode (12). The SiOx layer (10), grown thermally on the Si, extends over the p-n junctions (6,8) and the transition (5) between the planar region (4) and n-region (2). The charge carrier density in this layer (10) is not more than 5 x 10 to power 11 per sq.cm. ADVANTAGE - Variability, differential thermal expansion and poor structurability of glass passivation layers are avoided.
机译:在Si体(1)内,重度p掺杂区(22)在轻度n掺杂区(2)上接界,其中重度掺杂的平面区(4)与阳极(11)接触。隔膜p型材料的扩散区域(7)直接穿过主体(1)延伸到阴极(12)。在Si上热生长的SiOx层(10)在p-n结(6,8)和平面区域(4)和n区域(2)之间的过渡区域(5)上延伸。该层(10)中的电荷载流子密度不大于5×10,每平方厘米功率为11。优点-避免了玻璃钝化层的变异性,热膨胀差和可构造性差。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号