首页>
外国专利>
System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions
System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions
展开▼
机译:用于基于指令向处理单元动态提供预测的高速/慢速访问存储器的系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system (60) for predicting CPU addresses includes a CPU (34) connected by bus (62) to page mode address predicting circuit (64). The page mode address predicting circuit (64) is connected to memory arbitration circuits (66) by bus (68). The memory arbitration circuits (66) are connected to RAM (42) by address, data and control busses (44), (46) and (48). The CPU (34), page mode address predicting circuit (64) and the memory arbitration circuits 66 are contained in a microprocessor integrated circuit (32). The page mode predicting circuit 64 examines signals from the CPU (34) to be supplied to the data bus (46) at the time of a SYNC pulse. This operation results in examination of the first byte of a CPU instruction to determine how many of the following memory accesses will be able to be carried out in high speed mode. If it is determined that the next memory access will be able to be carried out in the high speed mode, then the next memory cycle is performed using a high speed access mode of the RAM (42), e.g. page mode access.
展开▼