首页>
外国专利>
HIGH ORDER SIGMA DELTA OVERSAMPLED ANALOG-TO- DIGITAL CONVERTER INTEGRATED CIRCUIT NETWORK WITH MINIMAL POWER DISSIPATION AND CHIP AREA REQUIREMENTS
HIGH ORDER SIGMA DELTA OVERSAMPLED ANALOG-TO- DIGITAL CONVERTER INTEGRATED CIRCUIT NETWORK WITH MINIMAL POWER DISSIPATION AND CHIP AREA REQUIREMENTS
展开▼
机译:具有最小功耗和芯片面积要求的高阶SIGMA DELTA过模拟模数转换器集成电路网络
展开▼
页面导航
摘要
著录项
相似文献
摘要
A high order interpolative oversampled (sigma delta) analog-to-digital converter network including a plurality of cascade-coupled integrator stages (22,24,36) is formed on a single integrated circuit chip in a manner that conserves power and chip area. Each integrator stage (22,24,36) includes a differential amplifier, at least one input capacitor and at least one feedback capacitor. The power dissipation and occupied chip area are minimized by down-sizing the chip area occupied by the capacitors and differential amplifiers (op amps) in all but the first integrator stage. The high gain of the first integrator stage makes the noise contribution of subsequent integrator stages negligible so that the higher noise of the subsequent integrator stages is tolerable. IMAGE
展开▼