Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential

摘要

An intermediate potential generation circuit for outputting an intermediate potential (VM) intermediate between a power source potential (VCC) and ground potential, including a reference potential generator circuit (40) for generating first and second reference potentials (VN7, VN8), and a comparator circuit (41) for comparing the intermediate output with the first and second reference potentials. When the intermediate output potential is lower than the first reference potential, the comparator circuit outputs a first control signal at the level of the power source potential to a first MOS transistor (M9) supplied with the power source potential (VCC) to raise the intermediate output potential level. When the output intermediate potential is higher than the second reference potential, the comparator circuit outputs a second control signal at the level of the power source potential level to a second MOS transistor (M10) supplied with ground potential to lower the intermediate output potential.