首页> 外国专利> Electronic computation circuit for addition and subtraction - contains two input shift registers with crossover feedback, tetrad addition and subtraction stages, reset circuit

Electronic computation circuit for addition and subtraction - contains two input shift registers with crossover feedback, tetrad addition and subtraction stages, reset circuit

机译:用于加法和减法的电子计算电路-包含两个具有交叉反馈的输入移位寄存器,四进制加法和减法级,复位电路

摘要

The electronic computation circuit forms its numerical results serially. It contains two input shift registers (1,2) with crossover feedback, a tetrad addition stage (4) and a tetrad subtraction stage (5). For further processing of a previous result as the first summand or minuend the result is transferred by clock transfer from one shift register into the other. One stage of te circuit (17) produces one or two additional high pulses after performing its single or double operation. These pulses are used to reset flip-flops and a pulse counter stage. USE/ADVANTAGE - Is suitable only for addition and subtraction. Is improved, including control mechanism, compared to earlier version.
机译:电子计算电路串行形成其数值结果。它包含两个具有交叉反馈的输入移位寄存器(1,2),一个四分之一加法级(4)和一个四分之一减法级(5)。为了进一步处理作为第一个被加数或被减数的先前结果,结果通过时钟传输从一个移位寄存器传输到另一个移位寄存器。电路(17)的一级在执行其单次或两次操作后会产生一个或两个附加的高脉冲。这些脉冲用于复位触发器和脉冲计数器级。使用/优势-仅适用于加法和减法。与早期版本相比,已进行了改进,包括控制机制。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号