首页> 外国专利> Arithmetic circuit for addition and subtraction of 5211 code numbers - has input registers coupled to separate adder and subtractor logic with additional circuit for repetitive processing

Arithmetic circuit for addition and subtraction of 5211 code numbers - has input registers coupled to separate adder and subtractor logic with additional circuit for repetitive processing

机译:用于对5211码进行加减运算的算术电路-输入寄存器耦合到单独的加法器和减法器逻辑,并带有用于重复处理的附加电路

摘要

The arithmetic circuit includes inputs entered into registers coupled to the inputs of separate addition and subtraction circuits. The circuit outputs are connected to gating logic coupled to a result register. The circuits are operated by signals generated by a control circuit controlling the gating. An additional circuit is used for instances when multiple additions or subtractions are made with the same summand. This consists of a pulse counter with gating logic (21-25) and allows a multiplication factor to be selected. ADVANTAGE - Automatic repetitive addition or substraction.
机译:算术电路包括输入到寄存器中的输入,该寄存器耦合到单独的加法和减法电路的输入。电路输出连接到与结果寄存器耦合的选通逻辑。电路由控制门控的控制电路产生的信号操作。当使用相同的求和数进行多次加法或减法时,将使用一个附加电路。它由一个带门控逻辑的脉冲计数器(21-25)组成,可以选择一个乘数。优势-自动重复加减。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号