首页>
外国专利>
Bus control circuit for latching and maintaining data independently of timing event on the bus until new data is driven onto
Bus control circuit for latching and maintaining data independently of timing event on the bus until new data is driven onto
展开▼
机译:总线控制电路,用于与总线上的定时事件无关地锁存和维护数据,直到将新数据驱动到
展开▼
页面导航
摘要
著录项
相似文献
摘要
In a means and method for optimizing bus utilization with traditional computer system components, one or more latch circuits are coupled to a computer data bus. The latch circuits latch data states on the data bus after the bus has been driven to a desired state by a system driver node. Tri-state drivers are preferred. Once a data state has been latched, the associated driver may be disabled without affecting the data state on the bus. The data state may then be sampled at any time, and the integrity of the data state is preserved, until a new data state is driven onto the bus by a driver node. The latch circuit parameters allow any system driver to readily overcome the latch action, yet preserve the driven data state as logically valid until it is overwritten. Data sampling from the bus is restricted solely during driver enable periods. Bus utilization is optimized without undue sacrifices in system power requirements.
展开▼