Parallel/serial conversion circuit, serial/parallel conversion circuit and system including such circuits

摘要

A ratio latch included in each slave latch is formed of a tri- state inverter and a weak inverter. During a period when a parallel input signal is supplied to the ratio latch in each master latch in response to a trigger clock signal, the tri-state inverter attains a high impedance state in response to an inverted trigger clock signal.