首页>
外国专利>
High speed burst read address generation with high speed transfer
High speed burst read address generation with high speed transfer
展开▼
机译:通过高速传输生成高速突发读取地址
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory system coupled to a local bus of a microprocessor includes at least a pair of dynamic random access memories (DRAMs) and includes circuits for storing the first address of an address sequence at the beginning of each burst operation and uses predetermined bits to generate any one of a set of address sequences as a function of the states of these bits. A first predetermined address bit is used to select different sequences of addressed readout data words to be transferred by the pair of DRAMs to the user. A second predetermined address bit is complemented to reverse two high order addressed word responses with two low order addressed word responses of specific address sequences. These operations are utilized in all of the required address sequences within different subgroups.
展开▼