首页> 外国专利> suitsuchitokiyapashita congruence secondary forma circuit

suitsuchitokiyapashita congruence secondary forma circuit

机译:suitsuchitokiyapashita同余二次曲面

摘要

PURPOSE:To reduce a DC offset quantity generated from a circuit itself by combining a capacity and a switching means as prescribed and forming a circuit. CONSTITUTION:Operational amplifiers 1, 2 are provided with intergral capacities C1, C2, respectively, and a (+) terminal is grounded. Also, a capacity K14 is connected between an input terminal 3 and a (-) terminal of the amplifier 1, a capacity K5 is connected between an output terminal of the amplifier 1 and a (-) terminal of the amplifier 2, and also a switch SW3, a capacity K3 and an SW4 are connected in series. Also, an SW1, a capacity K10 and an SW2 are connected in series between the terminal 3 and the (-) terminal of the amplifer 1, and an SW5, a capacity K7 and an SW6 are connected in series between the (-) terminal of the amplifier 1 and the output terminal of the amplifier 2. Moreover, a capacity K1 is connected between the SW2 and the SW3. The SW1, SW6 and SW2-SW5 are in an opposite phase relation, respectively and connected to the ground potential. By forming in this way, a DC offset quantity generated from the circuit itself is reduced.
机译:目的:通过组合规定的电容和开关装置并形成电路,减少电路本身产生的直流偏移量。组成:运算放大器1、2分别具有整数电容C1,C2,并且(+)端子接地。此外,电容K14连接在输入端子3和放大器1的(-)端子之间,电容K5连接在放大器1的输出端子和放大器2的(-)端子之间。开关SW3,电容K3和SW4串联连接。另外,SW1,电容K10和SW2串联在端子3和放大器1的(-)端子之间,而SW5,电容K7和SW6串联在(-)端子之间。放大器1的输出端和放大器2的输出端相连。此外,在SW2和SW3之间连接有电容K1。 SW1,SW6和SW2-SW5分别处于相反的相位关系,并连接到地电位。通过以这种方式形成,减少了从电路本身产生的DC偏移量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号