首页>
外国专利>
SYSTEM FOR PREPARING COMMANDS FOR A PARALLEL COMMAND PROCESSOR AND SYSTEM PROVIDED WITH A MECHANISM ENABLING TO EXECUTE A JUMP COMMAND IN THE MIDDLE OF COMPOSITE REFERENCE COMMAND FOR ASSOCIATED REQUEST
SYSTEM FOR PREPARING COMMANDS FOR A PARALLEL COMMAND PROCESSOR AND SYSTEM PROVIDED WITH A MECHANISM ENABLING TO EXECUTE A JUMP COMMAND IN THE MIDDLE OF COMPOSITE REFERENCE COMMAND FOR ASSOCIATED REQUEST
The instruction processor system decodes compound instructions created from a series of base instruction (21) of a scalar machine. The processor geneates a series of compound instruction (33) with an instruction format text having appened control bits in the instruction format text enabling the execution of the compound instruction format text in the instruction processor with a compounding facility (42) which fetches and decodes compound instructions which can be executed as compounded and single instructions by the arithmetic and logic units (26) of the instruction processor while preserving intact the scaler execution of the base instructions of a scalar machine which were originally in storage. - The system nullifies any execution of a member instruction unit of a compound instruction upon occurrence of possible conditons, such as branch which would affect the correctness of recording results of execution of the member instruction unit portion based upon the interrelationship of member units of the compound instruction with other instruction.
展开▼