首页>
外国专利>
Bus error processing system having direct bus master/CPU communication
Bus error processing system having direct bus master/CPU communication
展开▼
机译:具有直接总线主站/ CPU通讯的总线错误处理系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A bus error ascribable to a bus master module other than a central processing unit (CPU) is set as a specified factor for an exception process. When the exception process is requested, the CPU carries a corresponding service program for the exception process into execution without executing a process for altering and setting mask bits as is executed for an interrupt request. Thus, the exception process request specific to the bus error is not undesirably refused by the interrupt request etc. accepted before the bus error, and besides, a period of time which is expended before the start of the run of a service program corresponding to the bus error is shortened, with the result that the reliability of the process for the bus error attributed to the predetermined bus master module other than the CPU is enhanced.
展开▼