首页> 外国专利> Signal processor having multiple paralleled data acquisition channels and an arbitration unit for extracting formatted data therefrom for transmission

Signal processor having multiple paralleled data acquisition channels and an arbitration unit for extracting formatted data therefrom for transmission

机译:具有多个并行数据采集通道的信号处理器和一个仲裁单元,用于从中提取格式化数据以进行传输

摘要

A system for acquiring data from a plurality of analog signal sources inces a multiple-channel asynchronously operating first-stage subsystem each channel of which outputs composite digital representations of the analog signal, which in turn are passed to a digital processor in which the data are used by a second-stage subsystem (40). The second- stage subsystem (40) has a plurality of signal processing units (48), each having an input coupled to a different output channel of the first- stage subsystem. Each of the signal processing units includes a first buffer (48-2). The system also includes a plurality of data processing units (52, 54). The data processing units have an input coupled to an output of a first buffer of the signal processing units. Each of the data processing units operates under an operating program providing formatting into a data packet having a predetermined format. An arbitration and transmission unit (44) has an input coupled to the data processing units and sequentially polls then so as to receive a data packet from a data processing unit having a data packet available. The transmission unit buffers prior to a transmission of the data packet. Each of the signal processing units generates a status signal in response to the associated first buffer reaching a predetermined partially full condition. The transmission unit is responsive to the generation of status signals for interrupting the sequential polling. As a result, a possibility of data overruns and a loss of transducer data is substantially eliminated.
机译:用于从多个模拟信号源获取数据的系统包括一个多通道异步运行的第一级子系统,该子系统的每个通道输出模拟信号的复合数字表示,然后将其传递给数字处理器,在该处理器中,数据被由第二级子系统(40)使用。第二级子系统(40)具有多个信号处理单元(48),每个信号处理单元具有耦合到第一级子系统的不同输出通道的输入。每个信号处理单元包括第一缓冲器(48-2)。该系统还包括多个数据处理单元(52、54)。数据处理单元具有耦合到信号处理单元的第一缓冲器的输出的输入。每个数据处理单元在提供格式化为具有预定格式的数据分组的操作程序下进行操作。仲裁和传输单元(44)具有耦合到数据处理单元的输入,然后顺序轮询,以便从具有可用数据分组的数据处理单元接收数据分组。传输单元在传输数据分组之前进行缓冲。每个信号处理单元响应于相关联的第一缓冲器达到预定的部分满状态而产生状态信号。传输单元响应于状态信号的产生,以中断顺序轮询。结果,基本上消除了数据超限的可能性和换能器数据的丢失。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号