首页>
外国专利>
Heuristic clock speed optimizing mechanism and computer system employing same
Heuristic clock speed optimizing mechanism and computer system employing same
展开▼
机译:启发式时钟速度优化机制及采用该机制的计算机系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microprocessor includes a programmable thermal sensor incorporated on an associated semiconductor die for generating a signal indicative of the temperature of the semiconductor die. The control signal is provided to a frequency synthesizer which controls the frequency of the CPU clock signal. The frequency synthesizer is dynamically controlled such that the frequency of the CPU clock signal is varied to run at an optimal frequency while preventing the microprocessor from overheating. In one embodiment upon reset of the computer system, the clock frequency is set at an initial frequency. The clock frequency is gradually and incrementally increased until the temperature of the semiconductor die reaches a predetermined threshold. The frequency at which the predetermined temperature threshold was reached is then saved, and the operating frequency is reduced by a certain level. Following a period of time if the temperature of the semiconductor die falls below the predetermined threshold, the frequency of the clock signal is again raised to a predetermined amount by the saved frequency at which the temperature of the semiconductor die reached the predetermined threshold. The frequency of the microprocessor clock signal is then held constant until the predetermined maximum threshold temperature is again reached or until a predetermined time period expires, at which times the frequency of the clock signal may be lower or raised, respectively.
展开▼