首页> 外国专利> INTERFACE UNIT OF ATM CELL ASSEMBLER AND 32BIT UNIT COMMUNICATION

INTERFACE UNIT OF ATM CELL ASSEMBLER AND 32BIT UNIT COMMUNICATION

机译:ATM单元组件的接口单元和32位单元通信

摘要

a pre-input/output buffer operated by the 9 bit for a connection between an ATM cell assembly and a module, the ATM cell assembly being used for performing an operation process of the bit unit; an ATM cell read signal generator for outputting a signal for reading an ATM cell to the pre-input/output buffer under provision with an output value from the counter; a unit converter for outputting a 32-bit data write signal, a unit conversion output signal, and a 32-bit output signal through inputs of the programmable almost empty signal from the pre-input/output buffer and the ATM cell read signal from the ATM cell read signal generator; first to fourth D flip-flops for outputting output data by 8 bit through inputs of the unit conversion output signal and the reset signal; a fifth D flip-flop for outputting data of 32 bit through inputs of the output data of 32 bit and the reset signal from outside; and a sixth flip-flop for outputting a start signal of 32 bit under input of an ATM cell output start signal from the pre-input/output buffer.
机译:由9位操作的预输入/输出缓冲器,用于ATM信元组件和模块之间的连接,该ATM信元组件用于执行位单元的操作过程; ATM信元读取信号发生器,在提供来自计数器的输出值的情况下,将用于读取ATM信元的信号输出到预输入/输出缓冲器;单元转换器,用于通过来自预输入/输出缓冲器的可编程几乎为空的信号的输入以及来自ATM单元的ATM单元的读取信号的输出来输出32位数据写入信号,单位转换输出信号和32位输出信号。 ATM信元读取信号发生器;第一至第四D触发器,用于通过单位转换输出信号和复位信号的输入以8位输出输出数据;第五D触发器,用于通过32位输出数据和来自外部的复位信号的输入来输出32位数据;第六触发器,用于在来自预输入/输出缓冲器的ATM信元输出开始信号的输入下,输出32位的开始信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号