首页> 外国专利> Intermediary circuit between a low voltage logic circuit and a high voltage output stage in standard CMOS technology

Intermediary circuit between a low voltage logic circuit and a high voltage output stage in standard CMOS technology

机译:标准CMOS技术中低压逻辑电路和高压输出级之间的中间电路

摘要

The present invention relates to an intermediary circuit between a low voltage logic circuit and a high voltage output stage in standard CMOS technology. The output stage (20) is comprised of two transistors, respectively with N channel and P channel, achieved according to a standard CMOS technology. The intermediary circuit is comprised of a voltage level translator (21) coupled between an input logic circuit SL and said output stage (20). The voltage level translator (21) is achieved according to a standard CMOS technology and is comprised of at lest two similar base blocks forming voltage mirrors interconnected in a cross- configuration. Said circuit is used to control transducers, plasma screens and electromechanical actuators.
机译:本发明涉及标准CMOS技术中的低压逻辑电路和高压输出级之间的中间电路。输出级(20)由根据标准CMOS技术实现的分别具有N沟道和P沟道的两个晶体管组成。中间电路包括耦合在输入逻辑电路SL和所述输出级(20)之间的电压电平转换器(21)。电压电平转换器(21)是根据标准CMOS技术实现的,并且至少包括两个以交叉配置互连的,形成电压镜的相似基块。所述电路用于控制换能器,等离子屏和机电致动器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号