首页>
外国专利>
Lattice based dynamic programming classification system
Lattice based dynamic programming classification system
展开▼
机译:基于格的动态规划分类系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit lattice chip for computation of dynamic programming (DP) recursions uses identical nodal processor units arranged in regular lattice form. Interconnections between processor units on the chip are programmable using non-volatile EEPROM connections. The nodal processor units have computing element for generating a distance metric representative of the difference between the i.sup.th and j.sup.th elements of the unknown and prototype vectors that is combined with a maximum partial or minimum cumulative distance metric of preselected set of lower order nodal processors to produce an optimal (maximum or minimum) cumulative distance value for unknown and prototype vector elements with indices equal to or less than (i, j). A network is also provided for identifying the optimal path through the lattice for use in designing a DP classification system.
展开▼