首页>
外国专利>
APPARATUS AND METHOD FOR REDUCING READ MISS LATENCY
APPARATUS AND METHOD FOR REDUCING READ MISS LATENCY
展开▼
机译:减少读小姐延迟的设备和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus and method for reducing the time required to supply a processor core with instructions uses a cache memory, a cache controller, and an instruction predecoding unit. When a line of instructions is retrieved into the cache memory, the instruction predecoding unit inspects the instructions in the line to determine if the line contains any non-sequential instructions. The cache controller stores an indication of whether the line contains non-sequential instructions with the line of instructions in the cache memory. If a given line of instructions does not contain any non-sequential instructions, the line of instructions following the given line is retrieved into the cache memory when one of the instructions in the given line is requested by the processor core.
展开▼