A CIRCUIT PROVIDED WITH FACILITIES FOR IDDQ-TESTING OF A BIAS GENERATOR

摘要

A bias generator is tested in an IDDQ-scheme by applying each respective one of the bias voltages to a respective PFET that is individually gated by a respective NFET. This permits measuring the quiescent currents. Any deviation in the bias voltages is translated into a deviation of the quiescent current.