首页> 外国专利> Method and apparatus for compiling computer programs with interprocedural register allocation

Method and apparatus for compiling computer programs with interprocedural register allocation

机译:具有过程间寄存器分配的计算机程序的编译方法和装置

摘要

Optimization techniques are implemented by means of a program analyzer (16) used in connection with a program compiler (12) to optimize usage of limited register resources in a computer processor. The first optimization technique, called interprocedural global variable promotion allows the global variables (g1,g2,g3) of a program to be accessed in common registers (110,113) across a plurality of procedures. Moreover, a single common register can be used for different global variables in distinct regions of a program call graph (130). This is realized by identifying subgraphs of the program call graph (130) called webs (150,152,154) where the variable is used. The second optimization technique, called spill code motion, involves the identification of regions of the call graph (130) called clusters (158,160,162) that facilitate the movement of spill instructions to procedures which are executed relatively less often. This decreases the overhead of register saves and restores which must be executed for procedure calls.
机译:优化技术借助于与程序编译器(12)结合使用的程序分析器(16)来实现,以优化计算机处理器中有限寄存器资源的使用。第一种优化技术称为过程间全局变量提升,它允许跨多个过程在公共寄存器(110,113)中访问程序的全局变量(g1,g2,g3)。此外,单个公共寄存器可以用于程序调用图(130)的不同区域中的不同全局变量。这是通过识别程序调用图(130)的子图来实现的,这些子图称为使用变量的Web(150,152,154)。第二种优化技术称为溢出代码运动,涉及识别称为簇(158,160,162)的调用图(130)区域,这些区域有助于将溢出指令移动到相对较少执行的过程。这减少了寄存器保存和恢复的开销,必须对过程调用执行这些操作。

著录项

  • 公开/公告号EP0428084B1

    专利类型

  • 公开/公告日1997-04-09

    原文格式PDF

  • 申请/专利权人 HEWLETT PACKARD CO;

    申请/专利号EP19900121496

  • 发明设计人 ODNERT DARYL;SANTHANAM VATSA;

    申请日1990-11-09

  • 分类号G06F9/45;

  • 国家 EP

  • 入库时间 2022-08-22 03:21:00

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号