首页> 外国专利> An information handling system, including uninterrupted movement of instructions and data between a storage device and one or more coprocessors

An information handling system, including uninterrupted movement of instructions and data between a storage device and one or more coprocessors

机译:一种信息处理系统,包括在存储设备和一个或多个协处理器之间不间断地移动指令和数据

摘要

An information handling system that effectively handles auxiliary functions such as graphics processing may include one or more processors, a high-speed processor bus connecting one or more processors, a memory controller that controls memory and controls auxiliary function processing, a memory system, and And an I / O bus having one or more controllers to which the I / O devices are connected. The system also creates a queue of command blocks associated with the assistive function processor, writes one or more instruction blocks to a memory that may include a processor cache, and provides a start address assistance function for each instruction block Writes to the address FIFO associated with the processor, reads the instruction block queue start address by the coprocessor, recognizes the instruction block read, enables intervention and issues a synchronous read instruction to the queued instruction blocks flushes a copy of the queued instruction block from the processor cache to the memory subsystem when a copy of the queued block is in the processor cache, Intercepts a copy of the queued command block flushed to RTI ID = 0.0 Canceling the above read into memory, storing the queued block in the instruction buffer associated with the auxiliary function processor, processing the instruction in the queue by the auxiliary function processor and returning the completion status to the processor upon completion of the auxiliary function processing In a processor at a predetermined location that is periodically polled by the processor. For each data request from or to the storage device from the auxiliary function processor, it is determined whether there is a request for coherent or non-coherent reading or writing of the data. If the request is an asynchronous read or write, a snoop cycle on the processor bus is prohibited and bypassed because there is no need to snoop to maintain coherency for asynchronous data . This data request is then handled and processed.
机译:一种有效处理诸如图形处理之类的辅助功能的信息处理系统,可以包括一个或多个处理器,连接一个或多个处理器的高速处理器总线,控制存储器并控制辅助功能处理的存储控制器,存储系统以及具有一个或多个与I / O设备连接的控制器的I / O总线。该系统还创建与辅助功能处理器关联的命令块队列,将一个或多个指令块写入可能包括处理器缓存的存储器,并为每个指令块提供起始地址辅助功能。处理器,由协处理器读取指令块队列的起始地址,识别读取的指令块,启用干预,并向排队的指令块发出同步读取指令,从而在以下情况下将排队的指令块的副本从处理器高速缓存刷新到内存子系统:排队的块的副本位于处理器缓存中,拦截刷新到的命令队列的副本,以取消上述读入内存,将排队的块存储在与辅助功能处理器相关的指令缓冲区中,由辅助功能处理器处理队列中的指令并返回完成状态当辅助功能处理完成时,我们将其发送给处理器,该处理器位于处理器定期轮询的预定位置的处理器中。对于来自辅助功能处理器的来自存储设备的或向存储设备的每个数据请求,确定是否存在对数据的一致或不一致的读取或写入的请求。如果请求是异步读或写,则禁止并绕过处理器总线上的侦听周期,因为不需要侦听以维护异步数据的一致性。然后处理和处理该数据请求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号