首页> 外国专利> Production manner null of tagetsutochitsupu for 1 chitsupumaikon

Production manner null of tagetsutochitsupu for 1 chitsupumaikon

机译:P Rozu c Chion Mane r Nuru f Tagetsu和Chitsupu Forr 1 Chitsupu Maikon

摘要

PURPOSE:To decrease the number of days in production of a target chip, by developing software while verifying a real function by the use of a mono-kit chip, which is composed of the same circuit elements as the target chip, and a mounting mono-kit board. CONSTITUTION:While a set of mono-kits, where each of action cells standardizing input/output actions necessary for composing various one-chip microcomputer target chips is formed in a single semiconductor substrate, is manufactured in advance, mono-kit chips which embody functions required for the target chips are selected from this set and assembled. A mono-kit board is manufactured by performing wiring connections, on the basis of simulation results, between mono kit chips mounted on a printing circuit board. While the functions are verified, software to be written in a ROM is assembled to manufacture a mask layout pattern of the ROM and that of the target chip. Hence, the number of days in production of the target chip can be a month or more decreased.
机译:目的:通过开发软件,同时通过使用mono-kit芯片来验证真实功能来减少目标芯片的生产天数,mono-kit芯片由与目标芯片相同的电路元件组成,并装有单-套件板。组成:一组单件套件中,预先制造了组成单个单片机微型目标芯片所需的标准化输入/输出动作的每个动作单元,它们是在单个半导体基板上预先制造的,单件套件芯片具有功能从该组中选择并组装目标芯片所需的芯片。通过基于仿真结果在安装在印刷电路板上的单声道套件芯片之间进行布线连接来制造单声道套件板。在验证功能的同时,组装要写入ROM的软件,以制造ROM和目标芯片的掩模布局图案。因此,目标芯片的生产天数可以减少一个月或更长时间。

著录项

  • 公开/公告号JP2702707B2

    专利类型

  • 公开/公告日1998-01-26

    原文格式PDF

  • 申请/专利权人 ロ-ム株式会社;

    申请/专利号JP19860234126

  • 发明设计人 西村 清;

    申请日1986-09-30

  • 分类号H01L21/82;G01R31/28;H01L21/822;H01L27/04;

  • 国家 JP

  • 入库时间 2022-08-22 03:00:13

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号