首页>
外国专利>
Addier Comparison Selection (ACS) Butterfly circuit for Viterbid decoders where the addition processes are performed by counters
Addier Comparison Selection (ACS) Butterfly circuit for Viterbid decoders where the addition processes are performed by counters
展开▼
机译:维特比解码器的加法器比较选择(ACS)蝶形电路,其中加法处理由计数器执行
展开▼
页面导航
摘要
著录项
相似文献
摘要
A circuit configuration includes k linking cells each generating one of k output states from two of k input states. Each of the linking cells have two counters. Each of the counters have a serial data input, a serial data output, and a serial counting width input. The counters increase a counter state loaded through the data input and represent the respectively assigned input state by a value input through the counting width input. Comparators are each connected to the data outputs of two of the counters for serially comparing the two counter states with one another. Multiplexers are each connected to the data outputs of two of the counters for outputting one of the two counter states as an output state under the control of the comparator. Each two further multiplexers are connected upstream of the respective counters and are switched through for loading the counter states with the respectively assigned input states and for comparing the counter states at the data outputs with the counter states at the data inputs of the respective counters.
展开▼