首页> 外国专利> Memory conflict buffer for achieving memory disambiguation in compile- time code schedule

Memory conflict buffer for achieving memory disambiguation in compile- time code schedule

机译:内存冲突缓冲区,用于在编译时代码调度中实现内存消歧

摘要

An apparatus is provided, for use in a computer having a register bank and a device for operand fetch and instruction execution, for monitoring a store address to maintain coherency of preloaded data that is fetched by a load operation and should be effected by at least one subsequent store operation. The apparatus includes an address register bank having entries for holding the address of a load having loaded data which should be affected by at least one subsequent store operation. Each of the entries has associated therewith a pre-load flag and a type field, the pre-load flag being set when the load is executed and reset when there is no need to be affected by a subsequent store operation. The apparatus is further configured to compare the address held in the register bank with the address of a subsequent store operation in consideration of the access type held in the type of field when the pre-load flag is set, and to reset the pre-load flag when special operation which terminate monitoring addresses are detected or the value is updated by non-preload operations. Each of the entries has further associated therewith a retry flag set when the preloaded data is invalid and reloading is required at the point of usage.
机译:提供了一种装置,其用于具有寄存器组和用于操作数获取和指令执行的设备的计算机中,用于监视存储地址以维持由加载操作获取的并且应受至少一个影响的预加载数据的一致性。随后的存储操作。该设备包括地址寄存器组,该地址寄存器组具有用于保存具有加载的数据的负载的地址的条目,该加载的数据应受到至少一个随后的存储操作的影响。每个条目具有与其相关联的预加载标志和类型字段,该预加载标志在执行加载时被设置,并且在不需要受到后续存储操作的影响时被重置。该装置还被配置为:当设置了预加载标志时,考虑到保存在字段类型中的访问类型,将保存在寄存器组中的地址与随后的存储操作的地址进行比较,并重置预加载。当检测到终止监视地址的特殊操作或通过非预加载操作更新值时,此标志。当预加载的数据无效并且在使用时需要重新加载时,每个条目还具有与之相关的重试标志集。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号