首页>
外国专利>
High-performance, low-skew clocking scheme for single-phase, high- frequency global VLSI processor
High-performance, low-skew clocking scheme for single-phase, high- frequency global VLSI processor
展开▼
机译:用于单相高频全局VLSI处理器的高性能,低偏移时钟方案
展开▼
页面导航
摘要
著录项
相似文献
摘要
A single-phase clocking scheme for use in a VLSI chip having a plurality of localized logic blocks implemented thereon is presented. The present invention includes a first level global clock buffer for receiving an external global clock and producing a first level global clock. A plurality of second level clock buffers, one corresponding to each localized logic block, receive the first level global clock via protected equal length lines, and each produce a respective second level global clock. Each of the localized logic blocks include a plurality of third level clock buffers, wherein each third level clock buffer receives the second level global clock of its respective localized logic block, and each produces a third level local clock. The third level local clock buffers within each localized logic block generate different clocking schemes from each of the other third level local clock buffers contained within the same localized block. The present invention provides improved performance of global transfers of data between localized logic blocks located on far ends of the chip because the falling edges of the third level overlapping and non-overlapping clock signals CK1, CK1N and CK2, CK2N are coincident to each other.
展开▼