Semi-autonomous RISC pipelines for overlapped execution of RISC- like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of- order execution of complex instructions

摘要

A pipeline control system for implementing a virtual architecture having a complex instruction set is distributed over RISC- like semi- autonomous functional units in a processor. Decoder logic fetches instructions of the target architecture and translates them into simpler RISC-like operations. These operations, each having an associated tag, are issued to the functional units. Address processing unit computes addresses of the instructions and operands, performs segment relocation, and manages the processor's memory. Operations are executed by the units in a manner that is generally independent of operation processing by the other units. The units report termination information back to the decoder logic, but do not irrevocably change the state of the machine. Based on the termination information, the decoder logic retires normally terminated operations in order. Thus, the functional units enable multiple operations to be executed in a speculative and out-of-order manner to fully utilize the resources of the processor.