Lagerinnretning, spesielt ikke-flyktige lagre

摘要

The present invention relates to a bit line clamping scheme for non- volatile memories. The bit line voltage is maintained at a desired voltage level so as to avoid read disturb effects, while being independent of power supply variations and consuming virtually no power. The invention makes practical memory devices which are designed for both high voltage (5 volt) operation and low voltage (3.3 and 2.5 volt) operation.