首页>
外国专利>
Controlling shared memory access ordering in a multi-processing system using an acquire/release consistency model
Controlling shared memory access ordering in a multi-processing system using an acquire/release consistency model
展开▼
机译:使用获取/发布一致性模型控制多处理系统中的共享内存访问顺序
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique for controlling memory access ordering in a multi- processing system in which a sequence of accesses to acquire, access and release a shared space of memory is strictly adhered to by use of two specialized instructions for controlling memory access. Two instructions noted as MFDA (Memory Fence Directional--Acquire)and MFDR (Memory Fence Directional--Release) are utilized to control the ordering. The MFDA instruction when encountered in a program operates to ensure that all previous accesses to the specified address (typically to a lock controlling access to the shared space) become visible to other processors before all future accesses are permitted. The MFDR instruction when encountered in a program operates to ensure that all previous accesses become visible to other processors before any future accesses to the specified address. The accesses to the shared space of memory are then located between the MFDA and MFDR instructions and made visible to the other processors in proper order with respect to accesses for acquiring and releasing the shared space.
展开▼