首页> 外国专利> Method of and means for accessing an address by respectively substracting base addresses of memory integrated circuits from an access address

Method of and means for accessing an address by respectively substracting base addresses of memory integrated circuits from an access address

机译:通过分别从访问地址中减去存储器集成电路的基地址来访问地址的方法和装置

摘要

The present invention provides a method for accessing a memory device and a memory accessing device. The method includes a) providing the memory device having a plurality of memory sub-spaces respectively having a plurality of address ranges; b) respectively assigning a plurality of base addresses to the plurality of memory sub-spaces; c) inputting an access address; d) respectively operating the base addresses with the access address to obtain a plurality of operated results; and e) accessing one of the memory sub-spaces if a specific one of the operated results falls within one of the address ranges corresponding to the one memory sub-space. The memory accessing device includes an access address end, a data access end, an access selection end, a memory device having a plurality of memory sub-spaces, and a plurality of access devices respectively electrically connected to the memory sub-spaces, and each of which includes a base address storing device for storing therein a base address, an operating and comparing device for operating the access address with the base address to obtain an operated result and generating a data access enabling signal when the operated result falls within an address range, and a data buffer for accessing the respective memory sub- space in response to the data access enabling signal and the access selection signal.
机译:本发明提供了一种用于访问存储设备的方法和一种存储器访问设备。该方法包括:a)提供具有分别具有多个地址范围的多个存储子空间的存储设备; b)分别给多个存储子空间分配多个基地址; c)输入访问地址; d)分别对基址和访问地址进行运算,得到多个运算结果; e)如果特定的运算结果之一落入与一个存储子空间相对应的地址范围之一内,则访问其中一个存储子空间。该存储器访问设备包括访问地址端,数据访问端,访问选择端,具有多个存储子空间的存储设备以及分别电连接至该存储子空间的多个访问设备,每个其中包括:用于存储基址的基址存储设备;用于将访问地址与基址进行运算以获得运算结果并在运算结果落入地址范围内时产生数据访问使能信号的运算比较装置数据缓冲器和用于响应于数据访问使能信号和访问选择信号而访问相应的存储器子空间的数据缓冲器。

著录项

  • 公开/公告号US5895480A

    专利类型

  • 公开/公告日1999-04-20

    原文格式PDF

  • 申请/专利权人 HOLTEK MICROELECTRONICS INC.;

    申请/专利号US19950541600

  • 发明设计人 KUO CHENG YU;WU CHI YUNG;

    申请日1995-10-10

  • 分类号G06F12/06;

  • 国家 US

  • 入库时间 2022-08-22 02:08:18

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号