首页>
外国专利>
Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core
Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core
展开▼
机译:中间宽度的多个操作数总线耦合到宽度更窄的整数和宽度更宽的浮点超标量处理核心
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor core for supporting the concurrent execution of mixed integer and floating point operations includes integer functional units (110) utilizing 32-bit operand data and a floating point functional unit (22) utilizing up to 82-bit operand data. Eight operand busses (30, 31) connect to the functional units to furnish operand data, and five result busses (32) are connected to the functional units to return results. The width of the operand busses is 41 bits, which is sufficient to communicate either integer or floating point data. This is done using an instruction decoder (18) to apportion a floating point operation which operates on 82-bit floating point operand data into multiple suboperations each associated with a 41-bit suboperand. The operand busses and result busses have an expanded data-handling dimension from the standard integer data width of 32 bits to 41 bits for handling the floating point operands. The floating point functional unit recombines the suboperand data into 82-bits for execution of the floating point operation, and partitions the 82-bit result for output to the result busses. In addition, the excess capacity of the result busses during integer transfers is used to communicate integer flags.
展开▼