首页>
外国专利>
Performance optimizing compiler for building a compiled SRAM
Performance optimizing compiler for building a compiled SRAM
展开▼
机译:性能优化编译器,用于构建已编译的SRAM
展开▼
页面导航
摘要
著录项
相似文献
摘要
A compiler for building at least one compilable SRAM including at least one compilable sub-block. A global control clock generation circuit generates a global control signal. At least one local control logic and speed control circuit controls the at least one compilable sub- block. The local control logic and speed control circuit is controlled by the global control signal. An algorithm receives an input capacity and configuration for the sub-block of the SRAM array. An algorithm determines a number of wordlines and bitlines required to create the sub- block of the input capacity. An algorithm optimizes a cycle time of the sub-block by determining global control clock circuits based upon the number of wordlines and bitlines in the sub-block. An algorithm optimizes access time of the sub-block by determining local speed control circuits based upon the number of wordlines and bitlines.
展开▼