首页>
外国专利>
Dynamically reconfigurable logic networks interconnected by fall- through FIFOs for flexible pipeline processing in a system-on-a-chip
Dynamically reconfigurable logic networks interconnected by fall- through FIFOs for flexible pipeline processing in a system-on-a-chip
展开▼
机译:动态可重新配置逻辑网络,通过直通FIFO互连,可在片上系统中灵活地进行流水线处理
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit comprising a plurality of reconfigurable logic networks, one or more buffers, a configuration control network, and an embedded processor, all comprised as an integral part of the integrated circuit, and a method of operation of the integrated circuit. One or more of the buffers are coupled between two of the plurality of reconfigurable logic networks. The buffers isolate the plurality of reconfigurable logic networks from one another. The integration control network is coupled to each of the plurality of reconfigurable logic networks, and may also be coupled to one or more buffers. The embedded processor is operable to reconfigure one or more of the plurality of reconfigurable logic networks over the configuration control network. The integrated circuit may also comprise a local memory. The local memory is coupled to the embedded processor, and is operable to store data and/or instructions accessible by the embedded processor. A logic configuration library may also be comprised on the integrated circuit. The logic configuration library is coupled to the embedded processor and is further coupled to the configuration control network. The logic configuration library is operable to store one more configurations for the plurality of reconfigurable logic networks. The reconfigurable logic networks preferably include at least a first logic network and a second logic network.
展开▼