首页>
外国专利>
System for completing instruction out-of-order which performs target address comparisons prior to dispatch
System for completing instruction out-of-order which performs target address comparisons prior to dispatch
展开▼
机译:用于无序完成指令的系统,该系统在分派之前执行目标地址比较
展开▼
页面导航
摘要
著录项
相似文献
摘要
A mechanism structured to check for instruction collisions at the Dispatch Unit rather than the Completion Unit. In processors which issue multiple commands simultaneously, a flag bit is sent to the Completion Unit and attached to the instruction in the queue that follows the other in program order if they both have the same targeted address. When the instructions from position 1 and position 2 of the instruction queue are ready to issue, the Completion Unit checks position 2 for a flag bit. If there is a bit, then the instruction in position 1 is discarded and the instruction in position 2 is written to the target address. If there is no flag bit with the instruction in position 2, the instruction in position 1 is written to the target register. This method eliminates the need to compare all the targeted addresses that are associated with the rename registers. It requires two comparisons instead of a minimum of 15 comparisons.
展开▼