首页>
外国专利>
Method and apparatus for a fast variable precedence priority encoder with optimized round robin precedence update scheme
Method and apparatus for a fast variable precedence priority encoder with optimized round robin precedence update scheme
展开▼
机译:具有优化轮循优先级更新方案的快速可变优先级优先级编码器的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A variable precedence priority encoder apparatus is provided having a plurality of inputs, each receiving a corresponding bit of an input vector, and a like plurality of outputs. Each output is associated with a corresponding one of the plurality of inputs, thereby forming a plurality of input/output pairs. The encoder circuit also includes a priority assignment circuit coupling each input of the plurality of inputs to its associated corresponding output of the plurality of outputs. The priority assignment circuit assigns a priority to each input/output pair, such that an output, which corresponds to an input which receives an asserted bit, and which has a highest priority, provides an asserted bit while all other outputs provide bits that are not asserted. The priority assigned to each input can be dynamically updated within the priority assignment circuit. Updates of priority that shift the priority position by one or more inputs can be done all using the same circuit. As such, the invention overcomes the limitations of the prior art by being reconfigurable into any precedence configuration using just a single encoder circuit.
展开▼