首页> 外国专利> Method for supporting cache-coherence in a multiprocessor system, involves displaying coherence answer when first transaction is received from provider in order to indicate status information for the data read from the first transaction

Method for supporting cache-coherence in a multiprocessor system, involves displaying coherence answer when first transaction is received from provider in order to indicate status information for the data read from the first transaction

机译:在多处理器系统中支持高速缓存一致性的方法,包括当从提供者处接收到第一笔交易时显示一致性答案,以指示从第一笔交易中读取的数据的状态信息

摘要

Data processing system require increased data throughput and high operating speed with adequate bandwidth when using bus-based cache-coherence protocol systems in order to utilized a wide-ranging, distributed multi-bus and multi-processor system, using at least 2-4 processors. When a first transaction is received from a first provider, a coherence-answer is prepared for displaying the status information for the data read from the first transaction. A second transaction is then received from a second provider, the two providers working together, using a first or a second cache mode. The second transaction is then processed on the basis of a transaction type code of the second transaction and a collision condition between the first and the second transactions.
机译:当使用基于总线的缓存一致性协议系统时,数据处理系统需要增加的数据吞吐量和较高的运行速度以及足够的带宽,以便利用至少使用2-4个处理器的广泛的分布式多总线和多处理器系统。当从第一提供者处接收到第一交易时,准备一致性回答以显示从第一交易中读取的数据的状态信息。然后从第二提供商接收第二交易,这两个提供商使用第一或第二高速缓存模式一起工作。然后基于第二交易的交易类型代码以及第一交易和第二交易之间的冲突条件来处理第二交易。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号