首页> 外国专利> Apparatus and method for testing the ability of a pair of serial data transceivers to transmit serial data at one frequency and to receive serial data at another frequency

Apparatus and method for testing the ability of a pair of serial data transceivers to transmit serial data at one frequency and to receive serial data at another frequency

机译:用于测试一对串行数据收发器以一个频率发送串行数据并以另一频率接收串行数据的能力的设备和方法

摘要

An apparatus and method are presented for testing the ability of a pair of serial data transceivers to transmit serial data at one frequency and to receive serial data at another frequency. A serial communication device of the present invention includes a first and second serial data transceivers and a multiplexer formed upon a monolithic semiconductor substrate. Each serial data transceiver includes a receiver and a transmitter which transmits serial data in response to a clock signal. The second serial data transceiver is coupled to receive a reference clock signal. The multiplexer facilitates testing, and is coupled to the first serial data transceiver. The multiplexer receives the reference clock signal, a test clock signal, and a test signal, and provides either the reference clock signal or the test clock signal to the first transceiver dependent upon the test signal. The reference and test clock signals have different frequencies. The multiplexer provides the reference clock signal to the first transceiver when the test signal is deasserted, and provides the test clock signal to the first transceiver when the test signal is asserted. During testing, the output of the transmitter of one transceiver is coupled to the input of the receiver of the other transceiver, and the test signal is asserted. Each receiver produces parallel output test data. A match between the two sets of parallel output test data and the parallel input test data demonstrates the abilities of both transceivers to transmit and receive serial data at different frequencies.
机译:提出了一种用于测试一对串行数据收发器以一个频率发送串行数据并以另一频率接收串行数据的能力的装置和方法。本发明的串行通信设备包括第一和第二串行数据收发器以及形成在单片半导体衬底上的多路复用器。每个串行数据收发器包括接收器和发送器,其响应于时钟信号发送串行数据。第二串行数据收发器被耦合以接收参考时钟信号。多路复用器便于测试,并耦合到第一串行数据收发器。多路复用器接收参考时钟信号,测试时钟信号和测试信号,并根据测试信号将参考时钟信号或测试时钟信号提供给第一收发器。参考和测试时钟信号具有不同的频率。当测试信号无效时,多路复用器将参考时钟信号提供给第一收发器,而当测试信号被断言时,复用器将测试时钟信号提供给第一收发器。在测试期间,一个收发器的发送器的输出耦合到另一收发器的接收器的输入,并且测试信号被声明。每个接收器产生并行输出测试数据。两组并行输出测试数据和并行输入测试数据之间的匹配证明了两个收发器以不同频率发送和接收串行数据的能力。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号