首页>
外国专利>
Register transfer level power consumption optimization circuit, method and recording medium with emphasis on glitch analysis and reduction
Register transfer level power consumption optimization circuit, method and recording medium with emphasis on glitch analysis and reduction
展开▼
机译:寄存器传输级功耗优化电路,方法和记录介质,重点在于毛刺分析和减少
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus for design-for-low-power of register transfer level (RTL) controller/data path circuits that implement control-flow intensive specifications. The method of the invention focuses on multiplexer networks and registers which dominate the total circuit power consumption and reduces generation and propagation of glitches in both the control and data path parts of the circuit. Further the method reduces glitching power consumption by minimizing propagation of glitches in the RTL circuit through restructuring multiplexer networks (to enhance data correlations and eliminate glitchy control signals), clocking control signals, and inserting selective rising/falling delays, in order to kill the propagation of glitches from control as well as data signals. To reduce power consumption in registers, the clock inputs to registers are gated with conditions derived by an analysis of the RTL circuit, ensuring that glitches are not introduced on the clock signals.
展开▼