首页> 外国专利> SOFT INPUT/SOFT OUTPUT DECODER USED FOR REPEATED ERROR CORRECTION DECODING DEVICE

SOFT INPUT/SOFT OUTPUT DECODER USED FOR REPEATED ERROR CORRECTION DECODING DEVICE

机译:用于重复错误校正解码设备的软输入/软输出解码器

摘要

PROBLEM TO BE SOLVED: To reduce the capacity of a memory for temporarily storing external likelihood information.;SOLUTION: Adding circuits 400 to 430 add added values of metric calculation sections 240-1 to 240-8 with a state metric of a memory section 244. A maximum-value selection section 448 generates a likelihood 478, according to the added values of adding circuits 400 to 414, when a data bit is assumed to be one, and a maximum-value selection section 448 generates a likelihood 478 according to the added values of adding circuits 416 to 430 when a data bit is assumed to be zero. A subtracting circuit 450 subtracts the likelihood 478 from the likelihood 476 to generate a likelihood rate 480, and a subtracting circuit 452 subtracts a data 482 from the likelihood rate 480 to generate an external likelihood information 484. A renormalizing section 454 integrates the external likelihood information 484 with a renormalizing factor 504 for renormalization, and it stores the result temporarily stored in a memory 456. The external likelihood information stored in the memory 456 is used as a in-advance probability, for the following repetitive decoding.;COPYRIGHT: (C)2002,JPO
机译:解决的问题:为了减小用于临时存储外部可能性信息的存储器的容量;解决方案:加法电路400至430将度量计算部分240-1至240-8的相加值与存储器部分244的状态度量相加。当假定数据位为1时,最大值选择部分448根据加法电路400至414的相加值,生成似然度478,并且最大值选择部分448根据加法电路400至414的相加值生成似然度478。当数据比特被假定为零时,加法电路416至430的相加值。减法电路450从似然度476减去似然度478以生成似然率480,并且减法电路452从似然率480减去数据482以生成外部似然度信息484。再归一化部分454对外部似然度信息进行积分。 484具有用于重新规格化的重新规格化因子504,并将其临时存储在存储器456中。存储在存储器456中的外部似然信息用作超前概率,用于以下重复解码。日本特许厅

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号