首页> 外国专利> Compiler for generating RISC object code whereby operations on bit variables written in source code are executed by processing based on bit judgement operations to thereby reduce the amount of object code

Compiler for generating RISC object code whereby operations on bit variables written in source code are executed by processing based on bit judgement operations to thereby reduce the amount of object code

机译:用于生成RISC目标代码的编译器,从而通过基于位判断操作的处理来执行对源代码中写入的位变量的操作,从而减少目标代码的数量

摘要

A computer program compiler generates object code to be executed by a RISC type of CPU, whereby in effect each bit operational expression appearing in the source code, such as an AND operation on two bit variables, is converted to an operation whereby the respective values of the bit variables which are operands of that expression are judged, and a specific binary value is assigned as the result of the bit operational expression based upon the judgement results, to thereby substantially reduce the number of RISC object code instructions corresponding to such an operation.
机译:计算机程序编译器生成将由RISC类型的CPU执行的目标代码,从而实际上将源代码中出现的每个位运算表达式(例如,对两个位变量的AND运算)转换为一个运算,从而将判断作为该表达式的操作数的位变量,并根据判断结果分配特定的二进制值作为位运算表达式的结果,从而大大减少了与该操作相对应的RISC目标代码指令的数量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号