首页> 外国专利> Method of manufacturing high side and low side guard rings for lowest parasitic performance in an H-bridge configuration

Method of manufacturing high side and low side guard rings for lowest parasitic performance in an H-bridge configuration

机译:制造高侧和低侧保护环以在H桥配置中实现最低寄生性能的方法

摘要

A method of minimizing parasitics in an MOS device caused by the formation of a bipolar transistor within the MOS devices and the device, primarily for a polyphase bridge circuit. For the low side device, a substrate of a first conductivity type is provided having a first buried layer of opposite conductivity type thereon. A second buried layer of the first conductivity type is formed over the first buried layer and a further layer of the first conductivity type is formed over the second buried layer. A sinker extending through the further layer to the first buried layer is formed to isolate the second buried layer and the further layer from the substrate. Formation of an MOS device in the further layer including source, drain and gate regions is completed and the sinker is connected to a source terminal of the device. The second buried layer is formed either by coimplanting a p-type dopant and an n-type dopant with one of the dopant having a higher diffusion rate than the other or by implanting and diffusing one of the two dopants first to form one layer and then implanting and diffusing the other dopant to form the second layer. The preferred dopants are boron as the p-type dopant and antimony as the n-type dopant.
机译:一种主要用于多相桥式电路的,最小化由于在MOS器件和该器件内形成双极晶体管而在MOS器件中引起的寄生效应的方法。对于低侧器件,提供第一导电类型的衬底,其上具有相反导电类型的第一掩埋层。在第一掩埋层上方形成第一导电类型的第二掩埋层,并且在第二掩埋层上方形成第一导电类型的另一层。形成延伸穿过另一层至第一掩埋层的沉降片,以将第二掩埋层和另一层与基板隔离。在包括源极,漏极和栅极区域的另一层中完成MOS器件的形成,并且将下沉电极连接到该器件的源极端子。通过将p型掺杂剂和n型掺杂剂与其中一种具有比另一种更高的扩散速率的掺杂剂共注入,或者通过首先注入和扩散两种掺杂剂中的一种来形成一层,然后形成第二掩埋层,来形成第二掩埋层。注入并扩散另一种掺杂剂以形成第二层。优选的掺杂剂是硼作为p型掺杂剂和锑作为n型掺杂剂。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号